1/5 Ross Ogilvie et al. BUR920030023US1 RAH





FIG. 1



## 3/5 BUR920030023US1 RAH

Processor/DMA	Priority
CPU	0
Slave	1
CPU	2
DMA Channel 0	3
CPU	4
DMA Channel 1	5
CPU	6
DMA Channel 2	7
CPU	8
DMA Channel 3	9
CPU	10
DMA Channel 4	11
CPU	12
DMA Channel 5	13
CPU	14
DMA Channel 6	15
CPU	16
DMA Channel 7	17

₹ RST Value

## 4/5 BUR920030023US1 RAH




FIG. 4

## 5/5 BUR920030023US1 RAH




FIG. 5